

WHAT IS CLAIMED IS:

1. A system for validating error detection logic, such system comprising:
 - a plurality of information paths, each one of such paths having associated therewith an error detection logic, each one of the paths having a plurality of information bits;
 - a test word buffer for receiving a test word, such test word indicating a particular one of the plurality of information bits in a particular one of the information paths to be corrupted;
 - a plurality of fault injectors responsive to the test word received by the buffer, each one of the fault injectors being disposed in a corresponding one of the information paths prior to the associated the error detection logic, each one of such fault injectors corrupting a selected one of the information bits in the corresponding one of the information paths in response to the test word received by the buffer to test whether the associated error detection logic detects such injected fault
2. The system recited in claim 1 wherein the test word buffer stores an indication as to whether software a processor used to control information flow through the logic is to be tested for response to a detected fault.
3. A method for testing error detection logic in a system, such system having a plurality of directors each adapted to handle a data transfer through logic in such system in accordance with software in such director, such software being adapted to deviate from a normal mode of operation in response to a report of a detected fault by such error detection logic, such method comprising:
 - establishing in the logic a condition for injecting a faults into the logic and indicating to such logic whether the fault is anticipated by a designated the one of the directors handling the transfer or unanticipated by such designated one of the data transfer handling director;
 - detecting when the designated one of the directors is handling a data transfer and in response to such detection injecting a fault into the logic, such injected fault being unanticipated by the designated director;

13 observing whether software in the designated one of the directors responds
14 properly to the injected fault.

091534.0760
1093/0.4581650

1 4. A method for validating error detection logic in a system, such method comprising:
2 designating a particular one of a plurality of directors to be tested for faults in
3 software stored in such one of the directors, each one of the directors being adapted to feed
4 information to the logic, such software being adapted to deviate from a normal operating
5 process in response to detection of a fault reported to such director from the logic in such
6 logic processing information fed thereto by such directors;
7 designating in such logic the particular one of the plurality of directors to be tested;
8 detecting when the designated one of the directors is feeding data to the logic;
9 injecting a fault into such logic upon such detection.

1 5. A method for validating error detection logic in a system, such method comprising:
2 testing whether hardware fault detection logic in the system are responding properly
3 to hardware injected faults;
4 testing whether software in a designated one of a plurality of directors in such system
5 responds properly to faults injected into the system with such designated director being *a*
6 *priori* unaware of the injection of such fault.

1 6. A method for validating error detection logic in a system, such method comprising:
2 first testing whether hardware fault detection logics in the system are responding
3 properly to hardware injected faults;
4 designating a particular one of a plurality of processors to be tested for faults in
5 software stored in such processors, each one of the processors being adapted to feed
6 information to the logic, such software being adapted to deviate from a normal operating
7 process in response to detection of a fault reported to such director from the logic in such
8 logic processing information fed thereto by such directors;
9 subsequent to the first test:
10 (a) designating in such logic the particular one of the plurality of processors to
11 be tested;
12 (b) detecting when the designated one of the processors is feeding data to the
13 logic; and
14 (c) injecting a fault into such logic upon such detection.

7. A data storage system wherein data is transferred between a host computer and a bank of disk drives through an interface, such interface having a plurality of front end directors coupled to the host computer and a plurality of back end directors coupled to the bank of disk drives, such data passing through a cache memory as such transferred data passes between the front end directors and the back end directors, such cache memory having control logic coupled between a memory region of the cache memory and the directors, such system having one of the directors adapted to send test words to the control logic, such control logic comprising:

a plurality of information paths, each one of such paths having associated therewith an error detection logic, each one of the paths having a plurality of information bits;

a test word buffer for receiving the test words, such test words indicating:

a particular one of the plurality of information bits in a particular one of the information paths to be corrupted; and

whether a hardware test is to be performed on the error detection logic of the control logic or whether a software test is to be performed on the software in a designated one of the directors;

a plurality of fault injectors responsive to the test word received by the buffer, each one of the fault injectors being disposed in a corresponding one of the information paths prior to the associated one of the error detection logics, each one of such fault injectors corrupting a selected one of the information bits in the corresponding one of the information paths in response to the test word received by the buffer to test whether the associated error detection logic detects such injected fault, such associated error detection logic reporting detection of faults to the one of the directors sending the test words when either the hardware test is to be performed or whether the software test on the designated one of the directors.

1 8. A data storage system wherein data is transferred between a host computer and a bank of
2 disk drives through an interface, such interface having a plurality of front end directors
3 coupled to the host computer and a plurality of back end directors coupled to the bank of disk
4 drives, such data passing through a cache memory as such transferred data passes between

5 the front end directors and the back end directors, such front end and back end directors
6 being coupled to the cache memory, such data being transferred as a series of transfers, each
7 one of the transfers having associated therewith a tag, such tag having a plurality of fields,
8 such fields identifying: the one of the directors to effect the transfer;; a memory location in
9 the cache memory to store the data being transferred as such data is transferred through the
10 interface; and, a random number unique in time to the transfer; such memory having control
11 logic for controlling operation of the memory, respectively, such control logic being coupled
12 between a memory region of the memory and the directors, such system having one of the
13 directors adapted to send test words to the control logic, such control logic comprising:
14 a plurality of information paths, each one of such paths having associated therewith
15 an error detection logic, each one of the paths having a plurality of information bits;
16 a test word buffer for receiving the test words, such test words indicating:
17 a particular one of the plurality of information bits in a particular one of the
18 information paths to be corrupted;
19 whether a hardware test is to be performed on the control logic error detection
20 logic or whether a software test is to be performed on the software in a handling one
21 of the directors; and
22 wherein such test word has: a tag data portion and a tag mask portion, such tag
23 mask portion being adapted to mask a selected one or ones of bits in the fields in a tag
24 of a handling one of the directors;
25 a plurality of fault injectors responsive to the test word received by the buffer, each
26 one of the fault injectors being disposed in a corresponding one of the information paths prior
27 to the associated the error detection logic, each one of such fault injectors corrupting a
28 selected one of the information bits in the corresponding one of the information paths in
29 response to the test word received by the buffer to test whether the associated error detection
30 logic detects such injected fault, such associated error detection logic reporting detection of
31 faults to the one of the directors sending the test words when either the hardware test is to be
32 performed or whether the software test is to be performed on the handling director when such
33 handling director issuing a tag which when masked by the tag mask portion provides a tag
34 masked portion indicated by the data tag received by the test buffer.

9. The system recited in claim 8 wherein the test word includes an indication of when the fault is to be injected into the fault injector after the initiation of a transfer and the time duration of such injected fault.

10. The system recited in claim 7 wherein the test word includes an indication of when the fault is to be injected into the fault injector after the initiation of a transfer and the time duration of such injected fault.

1094534-0360